
10
ICS97U870
Advance Information
0817—07/07/03
Figure 9. Dynamic Phase Offset
Figure 10. Time delay between OE and Clock Output (Y, Y)
t
( )
t
( )
FBIN
CK
t
( )dyn
t
( )dyn
t
( )dyn
t
( )dyn
SSC OFF
SSC ON
SSC OFF
50% VDDQ
ten
tdis
OE
Y/ Y
Y
50% VDDQ
Y
50% VDDQ
50 % VDDQ